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Memory Type SRAM macro SCM
VDDmin [mV] 380 350 300 300
fmax [kHz] 475 25 1’000 1’000
Energy [fJ/bit] 65.6 884.4 32.7 15.0
Area [um2/bit] 2.9 4.0 12.5 12.5
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Increasing Need for Embedded Memories [ITRS’09] in …
Biomedical Implants,
Remote Sensors, ...
Near-VT Processor 
[Intel’11: Claremont], 
Handheld devices, ...
Error-Resilient
Computing [Intel],
Transceivers, ...
Robustness Robust Unreliable
Area priority Secondary High
Supply Voltage Sub-VT Near-VT Nominal
Power Very Low High
Speed Very Slow Fast
State of the art
SRAM with
10T bitcells [1], or
8T bitcells [2]
6T SRAM
eDRAM: special technology, extra cost
Gain-cells: logic-compatible
Contribution
Standard-cell based memories (SCMs) [3,4]
Low-leakage latch Commercial library Dynamic latches
[1] Calhoun et al., JSSC’07; [2] Verma, Chandrakasan, ISSCC’07; [3] Meinerzhagen et al., JETCAS’11; [4] Meinerzhagen et al., MWSCAS’10, nomination student paper contest;
[5] Roth, Meinerzhagen et al., A-SSCC’10; [6] Meinerzhagen et al., ECCTD’11, invited paper; [7] Akgun et al., TBCAS’11
Simplified design flow compared to SRAM
 Fine-granular organizations
 Generic description, any desired size
 Modifications at design time
 Portability (unless custom cells)
 Automatic placement, no power routing
SCM building blocks
SRAM macros:
Complicated 
floorplan
SCMs [4,5]:
Merged with logic
Simplified design flow
SCMs for Error-Resilient Systems
Best-Practice SCM Implementations
Motivation & Research Overview
(a) Enable flip-flops (b) Clock gates
Write logic
Clock gates (b): smaller and less power 
than enable flip-flops (a)
(d) Tri-state buffers(c) Multiplexers
Read logic
 Above-VT
- Multiplexers (c): smaller, faster, and 
less power than tri-state buffers
 Sub-VT
- Tri-state buffers (d): less leakage 
(energy) than multiplexers
Array of storage cells
 Latch arrays smaller than FF arrays, but longer write-address setup time
Memory size 
in SoCs
50x in 25y
Above-VT best-practice
SCMs guarantee functionality in any system from reliable sub-VT to error-
resilient high-performance, at any supply voltage
Reliable Sub-VT SCMs
SCMs are immediately
robust in sub-VT domain [3]
 Write & read failures 
encountered in 6T SRAM 
are avoided by standard-
cell latch
 Still good hold-SNM at 
VDD=300mV
Cell customization for low leakage
 Transistor stacking & stretching
 Integrated tri-state output
65nm tape-out
Commercial library
SCM w.r.t. SRAM (all work in 65nm)
 Similar VDDmin
 Faster→ Lower energy
 Larger
Designing only 1 custom cell
 Energy cut into half
System tolerates a few 
errors in memory
 Dynamic latches 
w.r.t. static latches
− Smaller
− Less reliable
8T
3T ?
SCMs are smaller than 
SRAM for storage 
capacities up to 2kb
Reliability increases, but also area
Commercial library Custom library
Static 8T 3T
Measurement & reliability 
analysis in progress
Sub-VT compilation and characterization flow [6]
 Above-VT synthesis, STA, and power analysis
 Analytical sub-VT model [7]
 Ideal for quick design-space exploration
[7]
[6]
SNM
SNM
Leakage is dominant,       
active energy negligible
 Only smallest SCMs reach 
EMV in sub-VT domain
Low-leakage latch
 Functional in any system, at any voltage
 Synthesizable, any size, no power routing
 Faster than sub-VT SRAM, smaller than 6T SRAM
EMV
EMV
Key Points
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Architectural comparison 
results true for different 
 technology nodes, 
 fabs, and 
 library providers [4]
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Disable 
keeper,
No fight
Standard-cell latch
Latch
Mux
Rest
SCM Leakage 
Breakdown
Tri-state 
output
Stacking & 
stretching
All dominant leakage contributers 
are addressed by designing only 1 
custom standard-cell
